English
English Indonesia Türkçe Deutsch Español Português Pусский Français Italiano Nederlands Polski العربية ไทย Tiếng Việt 繁體中文 简体中文 日本語 한국어

#siliwiz search results

matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Feb 12, 2023

Just drew my first analog oscillator with #SiliWiz!

matthewvenn's tweet image. Just drew my first analog oscillator with #SiliWiz!
2
28
189
17
17K
DutraCGI's profile picture. Chief of Operations - UaiSat @ LISE // Telecom Engineer Grad. // C++ / Python / FPGA/ GnuRadio // Microwave / SDR / Ham radio 🇧🇷
Paulo Dutra - PU4THZ
 @DutraCGI
Feb 12, 2023

Some parallel inverters on #SiliWiz

DutraCGI's tweet image. Some parallel inverters on #SiliWiz
0
1
4
0
1K
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Oct 22, 2024

Interested in how electronics works at the silicon level? Maybe you've done some Arduino or PCB design but never found any good resources for microelectronics. With #SiliWiz, you can draw and simulate a MOSFET in your browser in less than 20 minutes! tinytapeout.com/guides/worksho…

matthewvenn's tweet image. Interested in how electronics works at the silicon level? Maybe you've done some Arduino or PCB design but never found any good resources for microelectronics. With #SiliWiz, you can draw and simulate a MOSFET in your browser in less than 20 minutes! tinytapeout.com/guides/worksho…
7
103
676
485
27K
MoonbaseOtago's profile picture. Bits bytes chips and stuff @mbo@mastodon.nzoss.nz
Paul Campbell
 @MoonbaseOtago
Feb 19, 2023

hey #siliwiz people - I built a 2-input muller-C element is there a way to trigger/test more than one input?

MoonbaseOtago's tweet image. hey #siliwiz people - I built a 2-input muller-C element is there a way to trigger/test more than one input?
1
4
17
1
1K
ea4gpz's profile picture. Everything space & RF. Amateur radio operator (EA4GPZ / M0HXM). PhD in Mathematics from @Matematicas_UAM. he/him
Daniel Estévez
 @ea4gpz
Feb 12, 2023

I've been trying out #SiliWiz, which lets you draw and simulate silicon layouts in your browser. After going through the CMOS inverter tutorial, I made a 12-transistor Toffoli gate. (1/12)

ea4gpz's tweet image. I've been trying out #SiliWiz, which lets you draw and simulate silicon layouts in your browser. After going through the CMOS inverter tutorial, I made a 12-transistor Toffoli gate. (1/12)
2
19
116
27
20K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 13, 2023

drawing every day the next days a nmos/pmos/cmos-inverter with #SiliWiz 😂😂

splinedrive's tweet image. drawing every day the next days a nmos/pmos/cmos-inverter with #SiliWiz 😂😂
0
3
9
0
2K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 19, 2023

#nmos inverter #siliwiz pullup should have more ohm

1
3
22
1
2K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 15, 2023

freestyle cmos/pmos/nmos invertes every day #SiliWiz

splinedrive's tweet image. freestyle cmos/pmos/nmos invertes every day #SiliWiz
splinedrive's tweet image. freestyle cmos/pmos/nmos invertes every day #SiliWiz
splinedrive's tweet image. freestyle cmos/pmos/nmos invertes every day #SiliWiz
1
10
57
12
4K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 14, 2023

every day nexy days I will train my brain with nmos/pmos/cmos inverters #SiliWiz

splinedrive's tweet image. every day nexy days I will train my brain with nmos/pmos/cmos inverters #SiliWiz
splinedrive's tweet image. every day nexy days I will train my brain with nmos/pmos/cmos inverters #SiliWiz
splinedrive's tweet image. every day nexy days I will train my brain with nmos/pmos/cmos inverters #SiliWiz
2
7
88
14
5K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 17, 2023

#SiliWiz time for new inverters every day nmos/pmos/cmos

splinedrive's tweet image. #SiliWiz time for new inverters every day nmos/pmos/cmos
splinedrive's tweet image. #SiliWiz time for new inverters every day nmos/pmos/cmos
splinedrive's tweet image. #SiliWiz time for new inverters every day nmos/pmos/cmos
0
1
19
3
2K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 12, 2023

Was a joy and is a joy - time to learn more semiconductor stuff...thanx #SiliWiz

splinedrive's tweet image. Was a joy and is a joy - time to learn more semiconductor stuff...thanx #SiliWiz
1
1
14
3
1K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 18, 2023

Freestyle #cmos #inverter #siliwiz every eine gute Tat off course I am too slow

1
7
26
5
3K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 12, 2023

the next days I will train to draw nmos/pmos/chmos inverters to hardwire them in my brain! #SiliWiz is nice, get a feeling whats going...maybe I should design a complete RISCV CPU with Siliwiz :)

splinedrive's tweet image. the next days I will train to draw nmos/pmos/chmos inverters to hardwire them in my brain! #SiliWiz is nice, get a feeling whats going...maybe I should design a complete RISCV CPU with Siliwiz :)
splinedrive's tweet image. the next days I will train to draw nmos/pmos/chmos inverters to hardwire them in my brain! #SiliWiz is nice, get a feeling whats going...maybe I should design a complete RISCV CPU with Siliwiz :)
splinedrive's tweet image. the next days I will train to draw nmos/pmos/chmos inverters to hardwire them in my brain! #SiliWiz is nice, get a feeling whats going...maybe I should design a complete RISCV CPU with Siliwiz :)
splinedrive's tweet image. the next days I will train to draw nmos/pmos/chmos inverters to hardwire them in my brain! #SiliWiz is nice, get a feeling whats going...maybe I should design a complete RISCV CPU with Siliwiz :)
1
3
21
4
3K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 16, 2023

you shoud train your brain with #SiliWiz inverters...freestyle....missing one vdd in pmos in nwell zone....every day once draw one of these types youtube.com/watch?v=Bfvyj8…

splinedrive's tweet image. you shoud train your brain with #SiliWiz inverters...freestyle....missing one vdd in pmos in nwell zone....every day once draw one of these types youtube.com/watch?v=Bfvyj8…
splinedrive's tweet image. you shoud train your brain with #SiliWiz inverters...freestyle....missing one vdd in pmos in nwell zone....every day once draw one of these types youtube.com/watch?v=Bfvyj8…
splinedrive's tweet image. you shoud train your brain with #SiliWiz inverters...freestyle....missing one vdd in pmos in nwell zone....every day once draw one of these types youtube.com/watch?v=Bfvyj8…
0
10
38
6
3K
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Mar 8, 2023

#siliwiz stickers are in! In time for @hackaday Berlin!

matthewvenn's tweet image. #siliwiz stickers are in! In time for @hackaday Berlin!
3
2
36
1
3K
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Jun 2, 2023

Learn to design an #asic with #siliwiz! No account needed!

matthewvenn's tweet image. Learn to design an #asic with #siliwiz! No account needed!
2
0
3
0
137
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Dec 2

It's a little 3D puzzle! If you want to see how one works, check out #SiliWiz app.siliwiz.com It has free lesson plans you can follow to draw and simulate your own.

matthewvenn's tweet image. It's a little 3D puzzle! If you want to see how one works, check out #SiliWiz app.siliwiz.com It has free lesson plans you can follow to draw and simulate your own.
matthewvenn's tweet image. It's a little 3D puzzle! If you want to see how one works, check out #SiliWiz app.siliwiz.com It has free lesson plans you can follow to draw and simulate your own.
2
1
6
2
142
im_eningeer's profile picture. I do dum things. S̶o̶m̶e̶t̶i̶m̶e̶s̶ ̶s̶m̶a̶r̶t̶ ̶t̶h̶i̶n̶g̶s̶.̶ nvm
Bruh
 @im_eningeer
Oct 22, 2024

Fuck. Do I spend the entire week playing around in #SiliWiz or @factoriogame space age?

1
0
2
0
105
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Oct 22, 2024

Interested in how electronics works at the silicon level? Maybe you've done some Arduino or PCB design but never found any good resources for microelectronics. With #SiliWiz, you can draw and simulate a MOSFET in your browser in less than 20 minutes! tinytapeout.com/guides/worksho…

matthewvenn's tweet image. Interested in how electronics works at the silicon level? Maybe you've done some Arduino or PCB design but never found any good resources for microelectronics. With #SiliWiz, you can draw and simulate a MOSFET in your browser in less than 20 minutes! tinytapeout.com/guides/worksho…
7
103
676
485
27K
__ReJ__'s profile picture. AI, GPU & Neuromorphic chips 🚀 Let’s steal ideas from biology 🧠 My code runs on billion devices - brought Unity to iOS, PBR & ML to Unity 🎮 ex @Unity ex @EA
ReJ 𓀨 Renaldas Zioma
 @__ReJ__
Apr 19, 2024

BTW I like the “side cut” view in #siliwiz, reminds me a bit the 3D modelling tool. Isometric projection might be quite useful too. Planar only 2D views of Magic and Klayour imho make entree barrier very high and create additional mental load with layer overlaps & contacts.

0
0
1
0
59
__ReJ__'s profile picture. AI, GPU & Neuromorphic chips 🚀 Let’s steal ideas from biology 🧠 My code runs on billion devices - brought Unity to iOS, PBR & ML to Unity 🎮 ex @Unity ex @EA
ReJ 𓀨 Renaldas Zioma
 @__ReJ__
Apr 19, 2024

What do you mean by live? Integrated in #siliwiz or perhaps directly in Magic?

1
0
1
0
85
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Jun 2, 2023

Learn to design an #asic with #siliwiz! No account needed!

matthewvenn's tweet image. Learn to design an #asic with #siliwiz! No account needed!
2
0
3
0
137
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
May 23, 2023

#Siliwiz featured by @hackaday hackaday.com/2023/05/22/the… But I can't believe the cool logo didn't make it into the article!

matthewvenn's tweet image. #Siliwiz featured by @hackaday hackaday.com/2023/05/22/the… But I can't believe the cool logo didn't make it into the article!
2
5
24
1
3K
LargeEddie's profile picture. Bloody typical, they've gone back to metric without telling us.
Tim Victor
 @LargeEddie
Apr 11, 2023

Had some fun with #SiliWiz a few nights back and made a flip-flop. The layout is creative shall we say, not knowing enough to know why one would be better than another anyway, but it does the flipping and the flopping.

LargeEddie's tweet image. Had some fun with #SiliWiz a few nights back and made a flip-flop. The layout is creative shall we say, not knowing enough to know why one would be better than another anyway, but it does the flipping and the flopping.
2
2
10
0
1K
Magnus_Ostgren's profile picture. PhD student in computer architecture, I move bits. Views and opinions are solely my own. He/Him, Swedish and English.
Magnus Östgren
 @Magnus_Ostgren
Apr 11, 2023

Probably not the cleanest design. But still works as a gate #SiliWiz

Magnus_Ostgren's tweet image. Probably not the cleanest design. But still works as a gate #SiliWiz
3
2
17
2
2K
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Apr 10, 2023

Inspired by Satnam's cool Lego CMOS tweet, let's build and simulate the simplest functional part of his NOR gate - a MOSFET. Follow along with the #SiliWiz tool: app.siliwiz.com 🧵

satnam6502's profile picture. Punjabi-Scottish-American working at @HarmonicMath. Cook, cyclist, Lost In Music. ∃🇮🇳 ∧ ∀🇬🇧 ∧ ∃🇪🇺 ∧ ∀🇺🇸 #celiac ex-{Microsoft, Google, Facebook, Xilinx}
Satnam Singh
@satnam6502
Apr 8, 2023

I was playing with LEGOs with my daughter but then she worked out what I was doing and she was not impressed. An attempt at a (very poor) CMOS NOR-gate. The vertical red lines are polysilicon that provide the A and B inputs to the circuit. When polysilicon crosses n-type

satnam6502's tweet image. I was playing with LEGOs with my daughter but then she worked out what I was doing and she was not impressed. An attempt at a (very poor) CMOS NOR-gate. The vertical red lines are polysilicon that provide the A and B inputs to the circuit. When polysilicon crosses n-type
20
39
267
29
88K
2
27
121
33
36K
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Apr 9, 2023

Try drawing it with #siliwiz, it's an interactive cmos drawing program with built in simulation! app.siliwiz.com

matthewvenn's tweet image. Try drawing it with #siliwiz, it's an interactive cmos drawing program with built in simulation! app.siliwiz.com
0
1
3
0
185
wladek60's profile picture. Compact/SPICE Modeling, Verilog-A Standardization, FOSS TCAD/EDA Tools https://t.co/PNevkE5ZpB
Wladek Grabinski
 @wladek60
Apr 6, 2023

#TinyTapeout and #SiliWiz are online tools you can use to learn how ASICs are designed, made and how they work. You can even get your designs affordably manufactured! Deadline is 24th April! Apply today at tinytapeout.com buff.ly/3ZH8jCI

wladek60's tweet image. #TinyTapeout and #SiliWiz are online tools you can use to learn how ASICs are designed, made and how they work. You can even get your designs affordably manufactured! Deadline is 24th April! Apply today at tinytapeout.com buff.ly/3ZH8jCI
0
7
16
3
2K
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Mar 22, 2023

Also, if you like CMOS polygons you should check out #siliwiz tinytapeout.com/siliwiz/introd…

0
0
0
0
24
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Mar 10, 2023

Did you know #SiliWiz can save to STL? Will trade stickers / swag for 3D prints or renders of your #SiliWiz designs at #HackadayBerlin! Here’s a render of my CMOS inverter app.siliwiz.com/?preset=invert… #HackadayBerlin

matthewvenn's tweet image. Did you know #SiliWiz can save to STL? Will trade stickers / swag for 3D prints or renders of your #SiliWiz designs at #HackadayBerlin! Here’s a render of my CMOS inverter app.siliwiz.com/?preset=invert… #HackadayBerlin
matthewvenn's tweet image. Did you know #SiliWiz can save to STL? Will trade stickers / swag for 3D prints or renders of your #SiliWiz designs at #HackadayBerlin! Here’s a render of my CMOS inverter app.siliwiz.com/?preset=invert… #HackadayBerlin
matthewvenn's tweet image. Did you know #SiliWiz can save to STL? Will trade stickers / swag for 3D prints or renders of your #SiliWiz designs at #HackadayBerlin! Here’s a render of my CMOS inverter app.siliwiz.com/?preset=invert… #HackadayBerlin
0
8
34
3
5K
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Mar 8, 2023

#siliwiz stickers are in! In time for @hackaday Berlin!

matthewvenn's tweet image. #siliwiz stickers are in! In time for @hackaday Berlin!
3
2
36
1
3K
8bitnews1's profile picture. https://t.co/OcMi8tliOE - Just the signal, not the noise - 8bit news from hackers for hackers
8bitnews
 @8bitnews1
Mar 4, 2023

Delve into the lowest of all possible layers regaring integrated circuits? SiliWiz from @WokwiMakes makes it possible. Next stop: Your own lithography masks 8bitnews.io/r/a1/silicon-w… #8bitnews #retrocomputing #siliwiz #silicon #simulator #ee #electricalengineering

8bitnews1's tweet image. Delve into the lowest of all possible layers regaring integrated circuits? SiliWiz from @WokwiMakes makes it possible. Next stop: Your own lithography masks 8bitnews.io/r/a1/silicon-w… #8bitnews #retrocomputing #siliwiz #silicon #simulator #ee #electricalengineering
0
2
7
0
2K
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Feb 12, 2023

Just drew my first analog oscillator with #SiliWiz!

matthewvenn's tweet image. Just drew my first analog oscillator with #SiliWiz!
2
28
189
17
17K
DutraCGI's profile picture. Chief of Operations - UaiSat @ LISE // Telecom Engineer Grad. // C++ / Python / FPGA/ GnuRadio // Microwave / SDR / Ham radio 🇧🇷
Paulo Dutra - PU4THZ
 @DutraCGI
Feb 12, 2023

Some parallel inverters on #SiliWiz

DutraCGI's tweet image. Some parallel inverters on #SiliWiz
0
1
4
0
1K
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Feb 11, 2023

#SiliWiz is finally publicly available! Try it here: app.siliwiz.com And make sure you take a look at the lessons: bit.ly/siliwiz-lesson

matthewvenn's tweet image. #SiliWiz is finally publicly available! Try it here: app.siliwiz.com And make sure you take a look at the lessons: bit.ly/siliwiz-lesson
matthewvenn's tweet image. #SiliWiz is finally publicly available! Try it here: app.siliwiz.com And make sure you take a look at the lessons: bit.ly/siliwiz-lesson
4
71
280
88
51K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 15, 2023

freestyle cmos/pmos/nmos invertes every day #SiliWiz

splinedrive's tweet image. freestyle cmos/pmos/nmos invertes every day #SiliWiz
splinedrive's tweet image. freestyle cmos/pmos/nmos invertes every day #SiliWiz
splinedrive's tweet image. freestyle cmos/pmos/nmos invertes every day #SiliWiz
1
10
57
12
4K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 13, 2023

drawing every day the next days a nmos/pmos/cmos-inverter with #SiliWiz 😂😂

splinedrive's tweet image. drawing every day the next days a nmos/pmos/cmos-inverter with #SiliWiz 😂😂
0
3
9
0
2K
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Feb 8, 2023

not in the #SiliWiz PDK. DRC errors look like this:

matthewvenn's tweet image. not in the #SiliWiz PDK. DRC errors look like this:
0
0
3
0
156
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Jun 2, 2023

Learn to design an #asic with #siliwiz! No account needed!

matthewvenn's tweet image. Learn to design an #asic with #siliwiz! No account needed!
2
0
3
0
137
Magnus_Ostgren's profile picture. PhD student in computer architecture, I move bits. Views and opinions are solely my own. He/Him, Swedish and English.
Magnus Östgren
 @Magnus_Ostgren
Apr 11, 2023

Probably not the cleanest design. But still works as a gate #SiliWiz

Magnus_Ostgren's tweet image. Probably not the cleanest design. But still works as a gate #SiliWiz
3
2
17
2
2K
ea4gpz's profile picture. Everything space & RF. Amateur radio operator (EA4GPZ / M0HXM). PhD in Mathematics from @Matematicas_UAM. he/him
Daniel Estévez
 @ea4gpz
Feb 12, 2023

I've been trying out #SiliWiz, which lets you draw and simulate silicon layouts in your browser. After going through the CMOS inverter tutorial, I made a 12-transistor Toffoli gate. (1/12)

ea4gpz's tweet image. I've been trying out #SiliWiz, which lets you draw and simulate silicon layouts in your browser. After going through the CMOS inverter tutorial, I made a 12-transistor Toffoli gate. (1/12)
2
19
116
27
20K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 14, 2023

every day nexy days I will train my brain with nmos/pmos/cmos inverters #SiliWiz

splinedrive's tweet image. every day nexy days I will train my brain with nmos/pmos/cmos inverters #SiliWiz
splinedrive's tweet image. every day nexy days I will train my brain with nmos/pmos/cmos inverters #SiliWiz
splinedrive's tweet image. every day nexy days I will train my brain with nmos/pmos/cmos inverters #SiliWiz
2
7
88
14
5K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 17, 2023

#SiliWiz time for new inverters every day nmos/pmos/cmos

splinedrive's tweet image. #SiliWiz time for new inverters every day nmos/pmos/cmos
splinedrive's tweet image. #SiliWiz time for new inverters every day nmos/pmos/cmos
splinedrive's tweet image. #SiliWiz time for new inverters every day nmos/pmos/cmos
0
1
19
3
2K
splinedrive's profile picture. BMX rider | Embedded Software engineer. Hobbyist chip/FPGA—OS-capable RISC-V SoCs (since ’21). Linux/xv6. TU Berlin.
logic destroyer
 @splinedrive
Feb 12, 2023

Was a joy and is a joy - time to learn more semiconductor stuff...thanx #SiliWiz

splinedrive's tweet image. Was a joy and is a joy - time to learn more semiconductor stuff...thanx #SiliWiz
1
1
14
3
1K
MoonbaseOtago's profile picture. Bits bytes chips and stuff @mbo@mastodon.nzoss.nz
Paul Campbell
 @MoonbaseOtago
Feb 19, 2023

hey #siliwiz people - I built a 2-input muller-C element is there a way to trigger/test more than one input?

MoonbaseOtago's tweet image. hey #siliwiz people - I built a 2-input muller-C element is there a way to trigger/test more than one input?
1
4
17
1
1K
dsp8bit's profile picture. My passion: wireless communications, dsp processing & FPGAs, embedded Systems. Cinvestav phd. Love for #retrocomputing, https://t.co/oN2nPp1b4O 🇲🇽
dsp8bit
 @dsp8bit
Feb 17, 2023

tinyTapeout ya con algo de contenido español. Y chequen la herramienta #siliwiz app.siliwiz.com

dsp8bit's tweet image. tinyTapeout ya con algo de contenido español. Y chequen la herramienta #siliwiz app.siliwiz.com
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Feb 17, 2023

También tenemos tinytapeout. Algunas partes ya en español

2
0
4
0
4K
1
5
28
1
3K
hansfbaier's profile picture. Computer and electronics and FPGA nerd, session musician (saxophones, EWI, flute), enthusiast photographer. See profile link
Hans Baier @[email protected]
 @hansfbaier
Feb 11, 2023

RT @goran_mahovlic@mastodon.online RT matthewvenn #SiliWiz is finally publicly available! Try it here: app.siliwiz.com And make sure you take a look at the lessons: bit.ly/siliwiz-lesson mastodon.online/@goran_mahovli…

hansfbaier's tweet image. RT @goran_mahovlic@mastodon.online RT matthewvenn #SiliWiz is finally publicly available! Try it here: app.siliwiz.com And make sure you take a look at the lessons: bit.ly/siliwiz-lesson mastodon.online/@goran_mahovli…
hansfbaier's tweet image. RT @goran_mahovlic@mastodon.online RT matthewvenn #SiliWiz is finally publicly available! Try it here: app.siliwiz.com And make sure you take a look at the lessons: bit.ly/siliwiz-lesson mastodon.online/@goran_mahovli…
0
3
14
2
1K
matthewvenn's profile picture. Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky
Matthew Venn
 @matthewvenn
Mar 8, 2023

#siliwiz stickers are in! In time for @hackaday Berlin!

matthewvenn's tweet image. #siliwiz stickers are in! In time for @hackaday Berlin!
3
2
36
1
3K

Something went wrong.


Something went wrong.


United States Trends