mipsinstruction's profile picture. Microprocessor with Interlocked Pipeline Stages

MIPS Instructions

@mipsinstruction

Microprocessor with Interlocked Pipeline Stages

splat.w - hit a surface or the surface of a liquid with something wet


fexdo.df - Fetch and EXchange DOg


precr_sra_r.ph.wr2 - Precisely Shift Right and Accumulate Control Register by Packed Half-Word value and WRite twice


bposge32 - Branch to POSition Greater Than or Equal To 32


repl.qb - perform a Read–Eval–Print loop in QuickBASIC™


tlbwr - Write Random TLB Entry With Random Data


bc2f - Because Too Cool For


bgezall - Branch on Greater Than or Equal to Zero and Laugh out Loudly


deret - De-Return From Procedure


addu - Add unsigned-extended 64-bit integers with Undefined result.


mult - Multiply Upper Less Than


nmsub.s - Non-maskable Subtract Single-precision.


lw - Load delay slot and Waste operands


hsc - Halt and Spontaneously Combust


此帳戶目前尚未追蹤任何人

United States 趨勢

Loading...

Something went wrong.


Something went wrong.