luke k.c. leighton
@lkcl
Ethical Libre Software Developer and Advocate Eco-conscious Libre Hardware Designer lkcl@fizzy:~/src/libresoc/soc$ ps auxww | grep "vi " | wc 1510
You might like
My newsletter has one subscriber. Me. Help me change that over on LinkedIn. Week 1 includes #AI, #biotech, #cleantech, #spacetech, and #semiconductors. Plus a touch of #SciFi. linkedin.com/newsletters/th…
indico.cern.ch/event/1231545/ OSSYM2023 at @CERN 5th International Symposium on Open Search deadline is 31st May
it took me a while to notice that ARM has special instructions for linked-list-pointer-chasing alastairreid.github.io/papers/sve-iee… however i am delighted to confirm that SVP64 Vector instructions for linked-list-chasing works. @OpenPOWERorg
This is important work! Help ensure it continues by becoming a @BlockchainComns sponsor. [13/13] github.com/sponsors/Block…
This week’s Silicon Salon 4 explored the challenges and offered some insights into solutions at the intersection of cryptography and semiconductor manufacturing. Explore the presentations by Andrew Poelstra, Red Semiconductor, and @cramiumlabs now! [1/13] siliconsalon.info/salon4/
Luke Leighton @lkcl & David Calderwood will overview the missing RISC ISA instructions related to biginteger operations [3/5].
Most RISC ISA chip designs are missing instructions allowing for chaining to create vector results for biginteger operation used in cryptography. @lkct & David Calderwood will be talking on this topic at Silicon Salon 4, hosted by @BlockchainComns. 🧵[1/9] eventbrite.com/e/silicon-salo…
doing the write-up for OPF ISA WG External RFC ls016 - Integer Twin-Butterfly DCT/FFT "mul-add-sub-shift-imm" libre-soc.org/openpower/sv/t… the number of instructions it replaces is *eight*. and it's in-place. no temp regs. massive savings. @IBMResearch @OpenPOWERorg @GanesanBlue
with many thanks to @NgiSearch and @FundingBox we will be optimising the SVP64 Draft ISA (proposed to the @OpenPOWERorg ISA WG last week) for Search. VectorCamp will be porting VectorScan to SVP64, Vantosh optimising libc6 string/memory routines linkedin.com/feed/update/ur…
> Meanwhile, the processor's stream performance with eight channels of DDR4-3200 memory crosses the 50GB mark. Wow! /he exclaimed, while reading this article on an tablet-grade arm SoC doing 65GB/s of RAM BW tomshardware.com/news/loongson-…
tomshardware.com
China's Loongson Unveils 32-Core CPU, Reportedly 4X Faster Than Arm Chip
The 3D5000 has come out of the oven.
Mathematics, programming, the universe. The eternal uncoiling. By Matthew Hughes, @tasty_plots, instagram.com/tasty_plots, Used with permission.
United States Trends
- 1. #WWERaw 70.5K posts
- 2. Purdy 27.5K posts
- 3. Panthers 37.1K posts
- 4. Bryce 20.6K posts
- 5. Finch 14.6K posts
- 6. Timberwolves 3,553 posts
- 7. 49ers 40.6K posts
- 8. Canales 13.2K posts
- 9. Gonzaga 3,858 posts
- 10. Keegan Murray 1,213 posts
- 11. #FTTB 5,677 posts
- 12. Mac Jones 4,899 posts
- 13. Penta 10.3K posts
- 14. Niners 5,731 posts
- 15. Zags N/A
- 16. Amen Thompson 1,984 posts
- 17. #KeepPounding 5,343 posts
- 18. Malik Monk N/A
- 19. Gunther 15K posts
- 20. Jennings 8,943 posts
Something went wrong.
Something went wrong.