#chipscalepackageled результаты поиска

I quickly checked facts. Performance exceeds A100 80G 1.5x, with 30% lower energy consumption. Meanwhile, by adopting Chiplet technology and 2.5D packaging, it achieves a performance leap under the same process technology and supports interconnection between 1024 chiplets.🧐

Chinese startup founded by ex-Google engineer claims to have developed its own TPU-like chip for AI. The custom ASIC is reportedly 1.5 times faster than Nvidia's 2020 A100 GPU and 42% more efficient.

Pirat_Nation's tweet image. Chinese startup founded by ex-Google engineer claims to have developed its own TPU-like chip for AI.

The custom ASIC is reportedly 1.5 times faster than Nvidia's 2020 A100 GPU and 42% more efficient.


Advanced packaging is the key to unlocking performance, efficiency, and scalability at the edge. Read how 3D stacking, TSV, and hybrid bonding are reshaping AI chip design: bit.ly/483CCtu #EdgeAI #Semiconductors #AdvancedPackaging #AIChips

CUBEcomponents's tweet image. Advanced packaging is the key to unlocking performance, efficiency, and scalability at the edge.

Read how 3D stacking, TSV, and hybrid bonding are reshaping AI chip design: bit.ly/483CCtu

#EdgeAI #Semiconductors #AdvancedPackaging #AIChips

As #embedded applications evolve toward increasingly compact and connected solutions, there is a growing need for advanced #packaging. embedded.com/embedded-devic…

embedded_online's tweet image. As #embedded applications evolve toward increasingly compact and connected solutions, there is a growing need for advanced #packaging. embedded.com/embedded-devic…

This is how chips are produced and packaged to be sold around the world!


#TSMC: Advanced packaging is emerging as one of the key enablers for AI computing, and the industry is now scaling 2.5D/3D integration to unprecedented levels. TSMC’s CoWoS (Chip-on-Wafer-on-Substrate) platform illustrates this trajectory clearly. Over the past decade, CoWoS-S…

semivision_tw's tweet image. #TSMC: Advanced packaging is emerging as one of the key enablers for AI computing, and the industry is now scaling 2.5D/3D integration to unprecedented levels. TSMC’s CoWoS (Chip-on-Wafer-on-Substrate) platform illustrates this trajectory clearly. Over the past decade, CoWoS-S…

That's exactly what's being done via "chiplets". It's been in-progress for a while. As for chip feature size, it's now a marketing number that represents the equivalent sized transistor for a "regular" planar process - the actual features are not this small.


We just packed 237 of your projects into our most packed ASIC to date and submitted it for manufacture. Let’s take a look inside…

tinytapeout's tweet image. We just packed 237 of your projects into our most packed ASIC to date and submitted it for manufacture. Let’s take a look inside…

I thought this is AI generated but it actually exists? It is kinda hilarious where Atmel is trying hard to hide their secure element by obfuscating the label on package and make it as generic package as possible and here we have a freaking hexagon chip yelling I'm special.

will_whang's tweet image. I thought this is AI generated but it actually exists?

It is kinda hilarious where Atmel is trying hard to hide their secure element by obfuscating the label on package and make it as generic package as possible and here we have a freaking hexagon chip yelling I'm special.
will_whang's tweet image. I thought this is AI generated but it actually exists?

It is kinda hilarious where Atmel is trying hard to hide their secure element by obfuscating the label on package and make it as generic package as possible and here we have a freaking hexagon chip yelling I'm special.

#NanoCluster , the Mini&Powerful "Handheld" Cluster 😆 10-inch mini rack can fit 2x4 NanoClusters per layer - that's up to 56x CM4/5 modules, or 224 cores in total ! Possibly the world's most dense #homelab cluster! Coming this weekend or next monday! discord.gg/4uUnepXc


This is how chips are produced and packaged to be sold around the world!


Wonder what 2.5D advanced packaging / CoWoS looks like? ASE showed off a super cool model in Taiwan that demonstrates the various components of an advanced package "XPU / GPU" and how it is bound together by CoWoS (Chip on wafer on substrate) Center piece is the XPU logic die…


Post for all the nerds!! Here's how smartphone makers receive SoCs from chip makers. This photo shows Qualcomm Snapdragon 6 Gen 1 processor (SM6450), packaged like a cool camera film reel. 6 Gen 1 is seen on the Realme 12 Pro & upcoming HONOR X9B Need more such posts??

heyitsyogesh's tweet image. Post for all the nerds!!

Here's how smartphone makers receive SoCs from chip makers.

This photo shows Qualcomm Snapdragon 6 Gen 1 processor (SM6450), packaged like a cool camera film reel.

6 Gen 1 is seen on the Realme 12 Pro & upcoming HONOR X9B

Need more such posts??

Packaging is underappreciated, but it is essential to making chips small and reliable. In particular, getting power to a chip and then distributing power on the chip is harder than you might think. Nowadays, packaging, power, and removing heat is an even bigger issue. 11/14

kenshirriff's tweet image. Packaging is underappreciated, but it is essential to making chips small and reliable. In particular, getting power to a chip and then distributing power on the chip is harder than you might think. Nowadays, packaging, power, and removing heat is an even bigger issue. 11/14

Intel Core Ultra Processor (Series 1) H-Package Annotated SoC schematics

aschilling's tweet image. Intel Core Ultra Processor (Series 1) H-Package

Annotated SoC schematics

We don't need to make sub-10nm chips. We need to make huge, jellybean stuff. Power regulators, analog, etc. You try to build an "Advanced AI product" without a power regulator. You can't. This has been the entire problem with the chippocylapse.

Этот твит больше недоступен.

The package is the new motherboard. For decades, motherboards were the platform that allowed everyone to take a CPU from vendor A, DRAM from B, a NIC from C, a flash drive from D, and turn it into a system. Those times are over.

uhoelzle's tweet image. The package is the new motherboard.  

For decades, motherboards were the platform that allowed everyone to take a CPU from vendor A, DRAM from B, a NIC from C, a flash drive from D, and turn it into a system.

Those times are over.

Honey, I shrunk the PIC! A visual illustration of thee generations of the Microchip PIC16C54 microcontroller and process change from 1.2µm to 0.9µm and 0.7µm.

Siliconinsid's tweet image. Honey, I shrunk the PIC!
A visual illustration of thee generations of the Microchip PIC16C54 microcontroller and process change from 1.2µm to 0.9µm and 0.7µm.

Chip packaging is the enclosure that protects silicon die from the outside world, removes heat, delivers power and connects them to the rest of the computer. Read how it went from a basic utility to a ‘real inflection point, maximizing performance per volume.'


So what exactly was that 6-layer @oshpark PCB I was showing off earlier? It's a small breadboard-friendly embedded Linux board I'm planning on open-sourcing once the design is verified. Here it's pictured next to a Pi Zero, just to give you an idea of how tiny it is.

jaydcarlson's tweet image. So what exactly was that 6-layer @oshpark PCB I was showing off earlier? It's a small breadboard-friendly embedded Linux board I'm planning on open-sourcing once the design is verified. Here it's pictured next to a Pi Zero, just to give you an idea of how tiny it is.

Нет результатов для «#chipscalepackageled»
Loading...

Something went wrong.


Something went wrong.


United States Trends