HDLCoder's profile picture.

HDL Coder

@HDLCoder

Multiple-clock mode can mix domains in an unfortunate way when clock phases are requested, such as a downsample with phase offsets.


When is a timing controller not a timing controller? When it's a wire! What's worse? When there are two of them!


Capture the moment; carry the day! -D.F.


Back to the future with Verilog sensitivity lists!


Researching RS cores--get 'em while they're hot!


Bug found in Unit Delay for active-low reset in Verilog


Plan review is done!


Writing code, analyzing code, hope it works!


Test Drive again


Testing again and again and again


Second try from another source


Testing out Twitter for the first time


此帳戶目前尚未追蹤任何人

United States 趨勢

Loading...

Something went wrong.


Something went wrong.