العربية
English Indonesia Türkçe Deutsch Español Português Pусский Français Italiano Nederlands Polski العربية ไทย Tiếng Việt 繁體中文 简体中文 日本語 한국어
HDLCoder's profile picture.
HDL Coder
 @HDLCoder
١ يوليو ٢٠١١ م

Multiple-clock mode can mix domains in an unfortunate way when clock phases are requested, such as a downsample with phase offsets.

0
0
0
0
0
HDLCoder's profile picture.
HDL Coder
 @HDLCoder
٢٩ يونيو ٢٠١١ م

When is a timing controller not a timing controller? When it's a wire! What's worse? When there are two of them!

0
0
0
0
0
HDLCoder's profile picture.
HDL Coder
 @HDLCoder
١ يناير ٢٠١١ م

Capture the moment; carry the day! -D.F.

0
0
0
0
0
HDLCoder's profile picture.
HDL Coder
 @HDLCoder
١٩ يوليو ٢٠١٠ م

Back to the future with Verilog sensitivity lists!

0
0
0
0
0
HDLCoder's profile picture.
HDL Coder
 @HDLCoder
٢١ ديسمبر ٢٠٠٩ م

Researching RS cores--get 'em while they're hot!

0
0
0
0
0
HDLCoder's profile picture.
HDL Coder
 @HDLCoder
٣١ يوليو ٢٠٠٩ م

Bug found in Unit Delay for active-low reset in Verilog

0
0
0
0
0
HDLCoder's profile picture.
HDL Coder
 @HDLCoder
٢٨ مايو ٢٠٠٩ م

Writing code, analyzing code, hope it works!

0
0
0
0
0
HDLCoder's profile picture.
HDL Coder
 @HDLCoder
٦ مايو ٢٠٠٩ م

Testing again and again and again

0
0
0
0
0
HDLCoder's profile picture.
HDL Coder
 @HDLCoder
٦ مايو ٢٠٠٩ م

Second try from another source

0
0
0
0
0
HDLCoder's profile picture.
HDL Coder
 @HDLCoder
٥ مايو ٢٠٠٩ م

Testing out Twitter for the first time

0
0
0
0
0
هذا الحساب لا يتابع أي شخص حاليًا

United States الاتجاهات

Something went wrong.


Something went wrong.