fpgatutorial's profile picture.

johnfpga

@fpgatutorial

Take a look at our latest SystemVerilog tutorial where we talk about parameterized modules and generate statements #fpga #systemverilog fpgatutorial.com/systemverilog-…


In this week's tutorial, we take a look at SystemVerilog tasks #fpga #systemverilog fpgatutorial.com/systemverilog-…


In our latest SystemVerilog tutorial we look at functions and how we can use them to write reusable code. #fpga #systemverilog fpgatutorial.com/systemverilog-…


This week we take a look at the different types of loop which we can use in SystemVerilog #fpga #systemverilog fpgatutorial.com/systemverilog-…


johnfpga reposted

Intel® Agilex™ FPGAs with high-performance Crypto Blocks target Infrastructure Processing Units (IPUs), SmartNICs, and 5G Networks intel.ly/3gWNaQO

AlteraFPGA_'s tweet image. Intel® Agilex™ FPGAs with high-performance Crypto Blocks target Infrastructure Processing Units (IPUs), SmartNICs, and 5G Networks

intel.ly/3gWNaQO

In our latest post on SystemVerilog for FPGA design we look at the if statement and case statements #fpga #systemverilog fpgatutorial.com/systemverilog-…


Check out our latest tutorial post where we talk about the different types of always block which can be used in SystemVerilog #fpga #systemverilog fpgatutorial.com/systemverilog-…


johnfpga reposted

Introducing the #XACC_TechTalk summer series on #Xilinx Adaptive Compute. First two sessions will cover FPGA OS Abstractions, Data centric programming and #Vitis UDP, TCP/IP and distributed ML from #ETHZ and Xilinx speakers. Register free: bit.ly/xacc_tt

cathalmccabe's tweet image. Introducing the #XACC_TechTalk summer series on #Xilinx Adaptive Compute. 
First two sessions will cover  FPGA OS Abstractions, Data centric programming and #Vitis UDP, TCP/IP and distributed ML from #ETHZ and Xilinx speakers. 
Register free: bit.ly/xacc_tt
cathalmccabe's tweet image. Introducing the #XACC_TechTalk summer series on #Xilinx Adaptive Compute. 
First two sessions will cover  FPGA OS Abstractions, Data centric programming and #Vitis UDP, TCP/IP and distributed ML from #ETHZ and Xilinx speakers. 
Register free: bit.ly/xacc_tt

johnfpga reposted

Heya o/ Check out our latest blog post on our new Appnote! Also, we now have a blog (blog.yosyshq.com) and write appnotes (yosyshq.readthedocs.io/en/latest/appn…). blog.yosyshq.com/p/ap120/


johnfpga reposted

To all the VHDL people out there, do you now about IEEE-P1076.gitlab.io? That's the site of the VHDL Analysis and Standardisation Group (VASG). We are gathering and organising Bug Reports and Capability/Feature Request for the next revision of the language (202X). Come by!

unaimarcor's tweet image. To all the VHDL people out there, do you now about IEEE-P1076.gitlab.io? That's the site of the VHDL Analysis and Standardisation Group (VASG). We are gathering and organising Bug Reports and Capability/Feature Request for the next revision of the language (202X). Come by!

johnfpga reposted

VideoBlog. Capítulo 54: FPGAs y Constantes. Colección iceK (3/4). Ejemplos hola mundo en diferentes placas youtu.be/UWahee_PGdI

Obijuan_cube's tweet card. Capítulo 54: FPGAs y Constantes. Colección iceK (3/4)

youtube.com

YouTube

Capítulo 54: FPGAs y Constantes. Colección iceK (3/4)


johnfpga reposted

Learn about how to build a #RISCV CPU from scratch. @ten_filip of @IEEESpectrum walks you through how to do this here: bit.ly/3fKVsdH

risc_v's tweet image. Learn about how to build a #RISCV CPU from scratch. @ten_filip of @IEEESpectrum walks you through how to do this here: bit.ly/3fKVsdH

johnfpga reposted

🧑‍💻Our next interview guest will be @wavedrom! wavedrom.com/editor.html?%7…

YosysHQ's tweet image. 🧑‍💻Our next interview guest will be @wavedrom! wavedrom.com/editor.html?%7…

In this week's post we look at continuous assignment and how we can use it to model combinational logic in SystemVerilog #fpga #systemverilog fpgatutorial.com/systemverilog-…


johnfpga reposted

The Xilinx Kria KV260 FPGA-based Video AI Development Kit is a huge step in bringing FPGA solutions to a wider developer community servethehome.com/xilinx-kria-kv… @XilinxInc #FPGA #AI

ServeTheHome's tweet image. The Xilinx Kria KV260 FPGA-based Video AI Development Kit is a huge step in bringing FPGA solutions to a wider developer community servethehome.com/xilinx-kria-kv… @XilinxInc #FPGA #AI

Loading...

Something went wrong.


Something went wrong.