#pipelinec risultati di ricerca
So... I've made a little "LoRa" (CSSS) beacon demo with #ULX3S and #PipelineC ! Ramp Nco ("SF6") -> Sine / Cosine NCO's => 2nd Order Delta sigma DAC => digital iq mixer -> output #sdr #fpga #rf #csss #lora #dsp #dac #sigmadelta #alldigitaltx
Ethernet Loopback Works! Made with #PipelineC! Thanks for the help Julian Kemmerer @pipelinec_hdl ! #100baseT #ethernet on a #ulx3s #fpga using a #lan7820 board!
#QAM16 Modulator made with #PipelineC simulation with #GHDL and cocotb! Raised Cosine filter with 0.35 rollof and 4 samples/symbol ! #fpga #qam #sdr #dsp
Blinking the #ULX3S led with #PipelineC ! @pipelinec_hdl is a Magic tool that turns C into HDL 🔥 #fpga #ledblink #lattice
Following the previous post about the #FPGA #16APSK Modulator made with #PipelineC ... Here are some real world tests using the ULX3S Board! #dsp #sdr #apsk #hdl #ulx3s #dac #deltasigma #rf
Testing my PipelineC NCO again... Made one little python script that plots the GHDL outputs... #PipelineC #FPGA #NCO #DSP
Blinking leds on the #StratixV #FPGA using C code with #PipelineC ! #gsd5 #altera #quartus #intel #microsoft #catapult #sotoreypeak
#PipelineC Raised Cosine FIR Filter simulation with GDHL + cocotb! QAM modulator comming next... #fpga #ghdl #vhdl #rf #dsp #sdr
1/4 as many RV32I @risc_v cores for same or better performance. Threads share #PipelineC auto pipelined ~15 stage kernel() hardware function to offload shader compute. CPU is now bottleneck for moving data around from RAM to pipeline and back. #FPGA #HDL #RTL #graphics #riscv
Four RV32I @risc_v cores totaling ~333M IPS do work with a 480p frame buffer 🤓. 20 threads, ~software rendering, but focus isn't on CPU core, next up: experiments with custom accelerator pipelines to offload compute 😏 #PipelineC #FPGA #HDL #RTL #graphics #riscv
Use #PipelineC to listen to FM #radio with an #FPGA #SDR! Huge thanks to @DutraCGI and @Darkknight512 for making this first version a great learning process. And @deepwavedigital for the fantastic #hardware platform and workplace <3 fosstodon.org/@pipelinec/112… #hdl #hls #asic
So... I made a blog... The first official post is about the #PipelineC #NCO I was developing last week! @ico_TC paulo-d2000.github.io/en-us/2023/10/… #FPGA #SDR #DSP
#AD Taking Care of Your Pipelines: Why It's Important dynagard.info/taking-care-of… #pipelinec
Following the previous post about the #FPGA #16APSK Modulator made with #PipelineC ... Here are some real world tests using the ULX3S Board! #dsp #sdr #apsk #hdl #ulx3s #dac #deltasigma #rf
Ethernet Loopback Works! Made with #PipelineC! Thanks for the help Julian Kemmerer @pipelinec_hdl ! #100baseT #ethernet on a #ulx3s #fpga using a #lan7820 board!
So... I've made a little "LoRa" (CSSS) beacon demo with #ULX3S and #PipelineC ! Ramp Nco ("SF6") -> Sine / Cosine NCO's => 2nd Order Delta sigma DAC => digital iq mixer -> output #sdr #fpga #rf #csss #lora #dsp #dac #sigmadelta #alldigitaltx
1/4 as many RV32I @risc_v cores for same or better performance. Threads share #PipelineC auto pipelined ~15 stage kernel() hardware function to offload shader compute. CPU is now bottleneck for moving data around from RAM to pipeline and back. #FPGA #HDL #RTL #graphics #riscv
C code that each thread is running: github.com/JulianKemmerer… C code and #PipelineC play nicely together for when hardware and software need to share interfaces/types 🤓
Code for the barrel #RISCV CPUs in #PipelineC github.com/JulianKemmerer…
Four RV32I @risc_v cores totaling ~333M IPS do work with a 480p frame buffer 🤓. 20 threads, ~software rendering, but focus isn't on CPU core, next up: experiments with custom accelerator pipelines to offload compute 😏 #PipelineC #FPGA #HDL #RTL #graphics #riscv
Blinking the #ULX3S led with #PipelineC ! @pipelinec_hdl is a Magic tool that turns C into HDL 🔥 #fpga #ledblink #lattice
Use #PipelineC to listen to FM #radio with an #FPGA #SDR! Huge thanks to @DutraCGI and @Darkknight512 for making this first version a great learning process. And @deepwavedigital for the fantastic #hardware platform and workplace <3 fosstodon.org/@pipelinec/112… #hdl #hls #asic
Theme : #split It is a lot inspired by the art of Franek. :3 @Pixel_Dailies #pixel_dailies #pixelart
So... I've made a little "LoRa" (CSSS) beacon demo with #ULX3S and #PipelineC ! Ramp Nco ("SF6") -> Sine / Cosine NCO's => 2nd Order Delta sigma DAC => digital iq mixer -> output #sdr #fpga #rf #csss #lora #dsp #dac #sigmadelta #alldigitaltx
Let's try this #PortfolioDay ! I'm a digital illustrator from Chile 🇨🇱 who likes to make digitalart that looks like screenshots from an abime show. #anime #artist #digitalart #nintendo
Something went wrong.
Something went wrong.
United States Trends
- 1. #AskFFT N/A
- 2. Good Sunday 63.7K posts
- 3. #sundayvibes 5,507 posts
- 4. #HardRockBet 1,049 posts
- 5. Go Bills 3,675 posts
- 6. #Talus_Labs N/A
- 7. Full PPR N/A
- 8. Sunday Funday 3,760 posts
- 9. Ireland 109K posts
- 10. #AskBetr N/A
- 11. Gronk 2,209 posts
- 12. Blessed Sunday 20.7K posts
- 13. Kelly Green 1,720 posts
- 14. Real Madrid 144K posts
- 15. Cambodia 38.2K posts
- 16. McLaurin 1,301 posts
- 17. Schultz 12K posts
- 18. Barcelona 147K posts
- 19. Mooney 1,948 posts
- 20. Noel 22.1K posts