YosysHQ's profile picture. Sign up to our newsletter! https://www.yosyshq.com/newsletter

YosysHQ

@YosysHQ

Sign up to our newsletter! https://www.yosyshq.com/newsletter

YosysHQ 已轉發

Have you seen how fast I synthesize? Just generating new PLLs and right away thanks to @YosysHQ and NextPNR for ECP5. This rocks! Simply awesome! FAST prototyping!


YosysHQ 已轉發

Pivot to microelectronics! And start your journey with a #TinyTapeout!

if you are in software, pivot to hardware

oprydai's tweet image. if you are in software, pivot to hardware


YosysHQ 已轉發

Super happy and honored for this award! @hotchipsorg is the top event for digital designers, and THE venue to show that open source HW and EDA are coming of age: We got working silicon to prove it! 🙏 to @pulp_platform's team, big 🙏 to @YosysHQ and @OpenROAD_EDA for support!

Great news from #HOTCHIPS2025! Philippe just won The Best Poster award for "34 mm² End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS". Find his poster here: pulp-platform.org/docs/hotchips2…

pulp_platform's tweet image. Great news from #HOTCHIPS2025! Philippe just won The Best Poster award for "34 mm² End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS". Find his poster here: pulp-platform.org/docs/hotchips2…
pulp_platform's tweet image. Great news from #HOTCHIPS2025! Philippe just won The Best Poster award for "34 mm² End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS". Find his poster here: pulp-platform.org/docs/hotchips2…
pulp_platform's tweet image. Great news from #HOTCHIPS2025! Philippe just won The Best Poster award for "34 mm² End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS". Find his poster here: pulp-platform.org/docs/hotchips2…
pulp_platform's tweet image. Great news from #HOTCHIPS2025! Philippe just won The Best Poster award for "34 mm² End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS". Find his poster here: pulp-platform.org/docs/hotchips2…


In our latest guest blog post, Matt Young introduces an Automated Triple Modular Redundancy EDA Flow for Yosys! blog.yosyshq.com/p/tamara-towar…


YosysHQ 已轉發

We’re close to making key decisions about future shuttles—and we want your input! 💬 What features matter most? What’s your price ceiling? Take our 2-min survey 👉 forms.gle/EMrSJQ6dmw4PNc… 🎁 One respondent will win a beautiful 150mm silicon wafer!

tinytapeout's tweet image. We’re close to making key decisions about future shuttles—and we want your input! 💬

What features matter most? What’s your price ceiling?

Take our 2-min survey 👉 forms.gle/EMrSJQ6dmw4PNc…

🎁 One respondent will win a beautiful 150mm silicon wafer!

YosysHQ 已轉發

Good news open-source #FPGA fans, there's a new release of nextpnr (place and route) from @YosysHQ. The release notes mention "Numerous improvements to Gowin support": github.com/YosysHQ/nextpn…


YosysHQ 已轉發

I swear, I adjusted the Makefile for #Apicula in 5 minutes, and my uLinux SoC ran immediately with the toolchain for Gowin, in this case for my Tang Nano 20K. Big thanks to @YLRabbit, @pepijndevos, and @YosysHQ nice, awesome, it rules!


YosysHQ 已轉發

I can't believe I dared to do it: an iCE40HX8K FPGA that boots a mainline 6.13.0-rc1 #Linux kernel via OpenSBI, running 100% KianV SV32 (MMU) RV32IMA Zicntr Zicsr Zifencei SSTC RISC-V. Incredible... amazing board, thanks to @machdyne's Kuchen iCE40HX8K FPGA board. #ice40 @risc_v


YosysHQ 已轉發

Our @YosysHQ friends released a new yosys-slang plugin! The plugin improves SystemVerilog support in open-source synthesis tooling, can process a number of open-source cores (PULP, Black Parrot, OpenTitan), provides a simpler flow w.r. existing solutions github.com/povik/yosys-sl…


YosysHQ 已轉發

We (and I cannot stress this enough) are so back. Jumperless V5 lets you prototype like a nerdy wizard that can see electricity and conjure jumpers wherever you want. And the wait is nearly over for this particular superpower, it launches September 23rd on @crowd_supply.


We're hiring! We're looking for a project manager to support our distributed team delivering technical projects. yosyshq.com/jobs

YosysHQ's tweet image. We're hiring! We're looking for a project manager to support our distributed team delivering technical projects.

yosyshq.com/jobs

YosysHQ 已轉發

announcing... the waterloo hacker fab 📀 four months ago, a group of friends & i set out to build a diy chip fab @uwaterloo! so far, we've built a lithography machine, achieved micron-scale patterning, and have secured ~$16k to build the rest of the fab. more details below!

mikaelhaji's tweet image. announcing... the waterloo hacker fab 📀

four months ago, a group of friends & i set out to build a diy chip fab @uwaterloo!

so far, we've built a lithography machine, achieved micron-scale patterning, and have secured ~$16k to build the rest of the fab.

more details below!

YosysHQ 已轉發

In my recent keynote at the free silicon conference I spoke about The long tail of semiconductors - Education, Tools and Artisanal ASICs. I'd love to know your thoughts, watch the video and comment or ask a question! youtube.com/watch?v=O6-3Df…

matthewvenn's tweet card. The long tail of semiconductors - Education, Tools and Artisanal ASICs

youtube.com

YouTube

The long tail of semiconductors - Education, Tools and Artisanal ASICs


YosysHQ 已轉發

@YosysHQ Thank you for stickers! It took me some time to place one to @RadionaOrg

GMahovlic's tweet image. @YosysHQ Thank you for stickers! It took me some time to place one to @RadionaOrg

YosysHQ 已轉發

Logic Synthesis w/Nina Engelhardt & YosysHQ! Bringing your hardware description from a high level of abstraction to a gate level netlist that's optimizable looks so simple and modularized with Yosys' interactive tweaks! Fizz front-end to back-end transitions with ABC 'n nextpnr!

aakarsh_vinay's tweet image. Logic Synthesis w/Nina Engelhardt & YosysHQ! Bringing your hardware description from a high level of abstraction to a gate level netlist that's optimizable looks so simple and modularized with Yosys' interactive tweaks! Fizz front-end to back-end transitions with ABC 'n nextpnr!

YosysHQ 已轉發

Today I visited @CCCAC. 🚂 First time trying an #FPGA with the @1bitsquared #OrangeCrab board, #UX is superb with @YosysHQ and #Amaranth. PRs filed for supporting the 85F variant 👩‍💻 Blinky was up and running in no time. 👍 Huge thanks to everyone developing the awesome tools! 🧡

OrangeCMS's tweet image. Today I visited @CCCAC. 🚂
First time trying an #FPGA with the @1bitsquared #OrangeCrab board, #UX is superb with @YosysHQ and #Amaranth.
PRs filed for supporting the 85F variant 👩‍💻
Blinky was up and running in no time. 👍

Huge thanks to everyone developing the awesome tools! 🧡

YosysHQ 已轉發

Our latest blog post is by Liam McSherry on how his group is using our formal verification tools for testing a very interesting satellite sensor. 🚀 blog.yosyshq.com/p/community-sp…

YosysHQ's tweet image. Our latest blog post is by Liam McSherry on how his group is using our formal verification tools for testing a very interesting satellite sensor. 🚀

blog.yosyshq.com/p/community-sp…
YosysHQ's tweet image. Our latest blog post is by Liam McSherry on how his group is using our formal verification tools for testing a very interesting satellite sensor. 🚀

blog.yosyshq.com/p/community-sp…

YosysHQ 已轉發

#FPGA tt02-s4ga works. I have streamed several netlists’ bitstreams into the design and so far all is well. A 283 5-LUT, 376 milliHertz FPGA datapath (2.5 kHz SoC clk) in ~150x170um of Skywater 130nm. github.com/grayresearch/t… Thanks again @tinytapeout @efabless @YosysHQ OpenROAD…

jangray's tweet image. #FPGA tt02-s4ga works. I have streamed several netlists’ bitstreams into the design and so far all is well.
A 283 5-LUT, 376 milliHertz FPGA datapath (2.5 kHz SoC clk) in ~150x170um of Skywater 130nm.
github.com/grayresearch/t… Thanks again @tinytapeout @efabless @YosysHQ OpenROAD…
jangray's tweet image. #FPGA tt02-s4ga works. I have streamed several netlists’ bitstreams into the design and so far all is well.
A 283 5-LUT, 376 milliHertz FPGA datapath (2.5 kHz SoC clk) in ~150x170um of Skywater 130nm.
github.com/grayresearch/t… Thanks again @tinytapeout @efabless @YosysHQ OpenROAD…
jangray's tweet image. #FPGA tt02-s4ga works. I have streamed several netlists’ bitstreams into the design and so far all is well.
A 283 5-LUT, 376 milliHertz FPGA datapath (2.5 kHz SoC clk) in ~150x170um of Skywater 130nm.
github.com/grayresearch/t… Thanks again @tinytapeout @efabless @YosysHQ OpenROAD…

Loading...

Something went wrong.


Something went wrong.