#pipelinec search results
So... I've made a little "LoRa" (CSSS) beacon demo with #ULX3S and #PipelineC ! Ramp Nco ("SF6") -> Sine / Cosine NCO's => 2nd Order Delta sigma DAC => digital iq mixer -> output #sdr #fpga #rf #csss #lora #dsp #dac #sigmadelta #alldigitaltx
#QAM16 Modulator made with #PipelineC simulation with #GHDL and cocotb! Raised Cosine filter with 0.35 rollof and 4 samples/symbol ! #fpga #qam #sdr #dsp
Blinking the #ULX3S led with #PipelineC ! @pipelinec_hdl is a Magic tool that turns C into HDL 🔥 #fpga #ledblink #lattice
Ethernet Loopback Works! Made with #PipelineC! Thanks for the help Julian Kemmerer @pipelinec_hdl ! #100baseT #ethernet on a #ulx3s #fpga using a #lan7820 board!
Blinking leds on the #StratixV #FPGA using C code with #PipelineC ! #gsd5 #altera #quartus #intel #microsoft #catapult #sotoreypeak
#PipelineC Raised Cosine FIR Filter simulation with GDHL + cocotb! QAM modulator comming next... #fpga #ghdl #vhdl #rf #dsp #sdr
Following the previous post about the #FPGA #16APSK Modulator made with #PipelineC ... Here are some real world tests using the ULX3S Board! #dsp #sdr #apsk #hdl #ulx3s #dac #deltasigma #rf
Nice... We did something similar for #PipelineC and ended up doing the FFT in hardware too! @pipelinec_hdl
Want a fast, simple, and small integer FFT implementation geared for 32-bit (ARM + RISC-V) processors? I have largely rewritten one of the more popular fix_fft implementations and got the OK by most recent maintainers to put it under the MIT license. github.com/cnlohr/fix32_f…
1/4 as many RV32I @risc_v cores for same or better performance. Threads share #PipelineC auto pipelined ~15 stage kernel() hardware function to offload shader compute. CPU is now bottleneck for moving data around from RAM to pipeline and back. #FPGA #HDL #RTL #graphics #riscv
Use #PipelineC to listen to FM #radio with an #FPGA #SDR! Huge thanks to @DutraCGI and @Darkknight512 for making this first version a great learning process. And @deepwavedigital for the fantastic #hardware platform and workplace <3 fosstodon.org/@pipelinec/112… #hdl #hls #asic
Four RV32I @risc_v cores totaling ~333M IPS do work with a 480p frame buffer 🤓. 20 threads, ~software rendering, but focus isn't on CPU core, next up: experiments with custom accelerator pipelines to offload compute 😏 #PipelineC #FPGA #HDL #RTL #graphics #riscv
So... I made a blog... The first official post is about the #PipelineC #NCO I was developing last week! @ico_TC paulo-d2000.github.io/en-us/2023/10/… #FPGA #SDR #DSP
#AD Taking Care of Your Pipelines: Why It's Important dynagard.info/taking-care-of… #pipelinec
Something went wrong.
Something went wrong.
United States Trends
- 1. #FanCashDropPromotion N/A
- 2. Good Friday 49.1K posts
- 3. Isiah 1,683 posts
- 4. Merry Christmas 148K posts
- 5. DataHaven 24.4K posts
- 6. Tucker 117K posts
- 7. #FridayVibes 3,280 posts
- 8. Lifesaving 4,379 posts
- 9. Ben Shapiro 62.9K posts
- 10. #FridayFeeling 2,174 posts
- 11. #FridayMotivation 2,524 posts
- 12. #FursuitFriday 11.8K posts
- 13. Happy Friyay N/A
- 14. RED Friday 2,269 posts
- 15. Finally Friday 1,837 posts
- 16. Son of God 14.5K posts
- 17. Most High 18.2K posts
- 18. Andrea 37.1K posts
- 19. Myrtle Beach Bowl N/A
- 20. The Holy Spirit 7,512 posts