#verilog search results
#Shirshendu Roy Advanced Digital System Design A Practical Guide to #Verilog Based #FPGA and #ASIC Implementation
QuasiSoC rv32 nommu Linux: Verilator simulation with interactive UART! So fast and so elegant! Easier than I imagined! RV tests, coremark, and Linux(1:13 for typing) are shown, right side is iverilog simulation of Linux(slowerrr) #FPGA #RISCV #Verilog github.com/regymm/quasiSo…
I don’t know #verilog very well, but something tells me that there’s no way this ROM will work. I'll look for another textbook. #fpga
Got this @SipeedIO Tang Nano 20k #FPGA board and got the #Verilog implementation of the W65C832 (32 bit 6502) I did earlier working with it. The dev kit used is still the open source tools: yosys, nextpnr-himbaechel, and openFPGAloader. The currently running program is written…
#chatGPT に #Verilog のモジュールのチェックしてみてもらったら情報エントロピーが低いというかおべんちゃらだった🙃 まとめ：この版は「設計者の哲学」がしっかり反映された良い最終版 …とか言われても困るので、下戸だけどたまには技術者仲間と内緒の技術交流会（個室での飲み会）とかしたい🍻
Built a dual-clock async FIFO in pure Verilog: Gray-coded pointers, registered full/empty, clean CDC. Lint-clean and passes a self-checking testbench. Tiny, fast, rock-solid. #FPGA #Verilog #logicDestroyer
Need to create #AXI4Lite peripherals in #Verilog? #controlpaths offers an AXI4 Lite Slave creator. Simply configure the number of registers you need, and the code will be generated automatically. Give it a try! controlpaths.com/utils/axi4lite…
#RISCV Single Cycle Core in #Verilog (10 video lectures) youtube.com/playlist?list=…
Another blinker, who cares... But this one is a Quokka AXI SoC - a prerequisite for web soc builder (github.com/EvgenyMuryshki…) Running a simple assembler program on #riscv, #rtl, #verilog
⚡️an ADC for your project? Why not do it inside your FPGA? ADC = (FPGA LVDS + resistors + capacitors). Your FPGA is like a candy store 🤯 Join us to discuss! groups.google.com/g/fpga-wars-ex… ❄️#icestudio #verilog #fpgawars @Obijuan_cube @EladioDM @RueNahcMohr @BinaryDemocrito
So CLKDIV/DIV/2 for all supported chips by #apicula pointless program on #verilog, but since all primitive pins are connected to IO, this prevents the compiler from optimising them and allows me to track which wires go where.😜 #fpga
I was getting the weirdest #verilog test results until I spotted my test data didn't mean what I thought it meant... (DATAW=10) 🤭 #fpga
The last article of controlpaths has maths, power electronics, #Verilog and a #Zynq MPSOC. Learn how to control a #BLDC motor using the KD240 kit and just RTL code. Check it out! controlpaths.com/2024/04/28/mot…
I have written this SHA256 cypher in #Verilog. github.com/controlpaths/s…
github.com
GitHub - controlpaths/sha256: SHA-256 cipher algorithm implementation
SHA-256 cipher algorithm implementation. Contribute to controlpaths/sha256 development by creating an account on GitHub.
Turn your breadboard into an FPGA lab Cmod A7-35T (Artix-7) in a 48-pin DIP: 44 I/O + 2 analog, 512KB SRAM, 4MB QSPI, USB-JTAG. $99. Build soft-cores, DSP and weird logic now 👇 sovereignstore.io/product/digile… #FPGA #Verilog #VHDL
#プログラミング #soft_FPGA WSL2 Ubuntu24上で #verilog カウンターサンプルを #verilator でC++変換してビルドできた。 正直、だいぶ手間取った。 #gtkwave 定番のタイミング表示ソフトを試してみたが、 ・私の環境(モニター）では表示が小さすぎる。 ・フォント３倍にしても小さい。…
Os muestro como modelar el comportamiento del sensor ultrasónico HC-SR04 en Verilog, aquí 🥸youtu.be/V9BS2Q5GlUQ #verilog #fpga #hc_sr04 #quartus #altera #ultrasonic
youtube.com
YouTube
HDL. #verilog HC-SR04 módulo ultrasónico
#chatGPT に #Verilog のモジュールのチェックしてみてもらったら情報エントロピーが低いというかおべんちゃらだった🙃 まとめ：この版は「設計者の哲学」がしっかり反映された良い最終版 …とか言われても困るので、下戸だけどたまには技術者仲間と内緒の技術交流会（個室での飲み会）とかしたい🍻
Fundamentals of Low-Power VLSI Design ⏱️ 2.5 hours 👥 17 💰 $14.99 → 100% OFF comidoc.com/udemy/fundamen… #VLSI #LowPower #Verilog #udemy
Need to create #AXI4Lite peripherals in #Verilog? #controlpaths offers an AXI4 Lite Slave creator. Simply configure the number of registers you need, and the code will be generated automatically. Give it a try! controlpaths.com/utils/axi4lite…
🧵 How it started vs. how it's going. My Hardware Engineering journey. Back in February of this year I decided to walk the Hardware Description Language (HDL) lane. Looking at a potential career in the foreseeable future. #Verilog #HDL #Digitaldesign
🚀 3-Flip-Flop Synchronizer in Verilog! Eliminating metastability — one clock edge at a time ⏱️ #VLSI #Verilog #DigitalDesign #ECE #FPGA #RTLDesign
🧠 Prefer reading instead? “AI-Accelerated Agile Design Using the ROHD Framework” explores how AI + ROHD enable test-driven, agile hardware development. 📝 buff.ly/kKimODN #AI #HardwareDesign #Verilog #FPGA #ROHD #AgileHardware #OpenSource
Me and My Really Smart Friend (top-tier smart) wrote the FSM code on verilog without GPT. Really feel proud and productive. #VLSI #verilog
Multiples pixeles ws2812b en Verilog, os lo muestro aquí 😏 youtu.be/H4FUshyXjBs #verilog #fpga #vlsi #ws2812b #quartus #altera
youtube.com
YouTube
HDL. #verilog Múltiples píxeles ws2812b
Completed a course on Building a CNN hardware accelerator for MNIST digit recognition on FPGA using verilog. #HardwareAccelerator #Verilog #CNN #FPGA
🧠 Prefer reading instead? “AI-Accelerated Agile Design Using the ROHD Framework” explores how AI + ROHD enable test-driven, agile hardware development. 📝 buff.ly/kKimODN #AI #HardwareDesign #Verilog #FPGA #ROHD #AgileHardware #OpenSource
#Shirshendu Roy Advanced Digital System Design A Practical Guide to #Verilog Based #FPGA and #ASIC Implementation
Designing a #DSP algorithm is just the first part of the complete development, the rest is debugging and (many) simulations. In this article I show you jow you can simulate DSP algorithms using just #Verilog . Check it out! controlpaths.com/2023/05/20/sim…
Fundamentals of Low-Power VLSI Design ⏱️ 2.5 hours 👥 17 💰 $14.99 → 100% OFF comidoc.com/udemy/fundamen… #VLSI #LowPower #Verilog #udemy
I don’t know #verilog very well, but something tells me that there’s no way this ROM will work. I'll look for another textbook. #fpga
Got this @SipeedIO Tang Nano 20k #FPGA board and got the #Verilog implementation of the W65C832 (32 bit 6502) I did earlier working with it. The dev kit used is still the open source tools: yosys, nextpnr-himbaechel, and openFPGAloader. The currently running program is written…
In my job I use to calculate the RMS value of some signals. In this post you can find how to implement an #RMS calculator using #Verilog. Check it out! controlpaths.com/2022/07/18/tru…
have you seen the AN001 of #controlpaths ? In this Application Note, I tell you how to design and implement an IIR filter in #Verilog from zero. controlpaths.com/articles/an001…
Another blinker, who cares... But this one is a Quokka AXI SoC - a prerequisite for web soc builder (github.com/EvgenyMuryshki…) Running a simple assembler program on #riscv, #rtl, #verilog
The last article of controlpaths has maths, power electronics, #Verilog and a #Zynq MPSOC. Learn how to control a #BLDC motor using the KD240 kit and just RTL code. Check it out! controlpaths.com/2024/04/28/mot…
Divide and conquer! And if there is an #FPGA, all the better! Check out how to implement a divider algorithm in #Verilog. controlpaths.com/2022/06/20/div…
RT @bikerglen@mastodon.social This is the only secret message I've ever embedded in a simulation. I should do it more often. #VHDL #Verilog #ASIC #FPGA #HDL #SOC mastodon.social/@bikerglen/110…
Something went wrong.
Something went wrong.
United States Trends
- 1. FIFA 182K posts
- 2. FINALLY DID IT 426K posts
- 3. The Jupiter 96.6K posts
- 4. The WET 107K posts
- 5. Infantino 39.8K posts
- 6. Lauryn Hill 9,950 posts
- 7. Warner Bros 193K posts
- 8. Matt Campbell 7,845 posts
- 9. Kevin Hart 5,540 posts
- 10. The BONK 241K posts
- 11. Iowa State 7,027 posts
- 12. $MAYHEM 2,845 posts
- 13. Rio Ferdinand 3,266 posts
- 14. Hep B 1,448 posts
- 15. #NXXT_AI_Energy N/A
- 16. #FanCashDropPromotion 2,865 posts
- 17. HBO Max 76.4K posts
- 18. Aaron Judge 1,587 posts
- 19. Ted Sarandos 8,029 posts
- 20. #GenerationsShift_NXXT N/A